TECSCE: HW/SW Codesign Framework for Data Parallelism Based on Software Component - Embedded Systems: Design, Analysis and Verification Access content directly
Conference Papers Year : 2013

TECSCE: HW/SW Codesign Framework for Data Parallelism Based on Software Component

Takuya Azumi
  • Function : Author
  • PersonId : 1001381
Yasaman Samei Syahkal
  • Function : Author
  • PersonId : 1001382
Yuko Hara-Azumi
  • Function : Author
  • PersonId : 1001383
Hiroshi Oyama
  • Function : Author
  • PersonId : 1001384
Rainer Dömer
  • Function : Author
  • PersonId : 1001385

Abstract

This paper presents a hardware/software (HW/SW) codesign framework (TECSCE) which enables software developers to easily design complex embedded systems such as massive data-parallel systems. TECSCE is implemented by integrating TECS and SCE: TECS is a component technology for embedded software, and SCE provides an environment for system-on-a-chip designs. Since TECS is based on standard C language, it allows the developers to start the design process easily and fast. SCE is a rapid design exploration tool capable of efficient MPSoC implementation. TECSCE utilizes all these advantages since it supports transformation from component descriptions and component sources to SpecC specification, and lets the developers decide data partitioning and parallelization at a software component level. Moreover, TECSCE effectively duplicates software components, depending on their degree of data parallelizing, to generate multiple SpecC specification models. An application for creating a panoramic image removing objects, such as people, is illustrated as a case study. The evaluation of the case study demonstrates the effectiveness of the proposed framework.
Fichier principal
Vignette du fichier
978-3-642-38853-8_1_Chapter.pdf (573.48 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01466675 , version 1 (13-02-2017)

Licence

Attribution

Identifiers

Cite

Takuya Azumi, Yasaman Samei Syahkal, Yuko Hara-Azumi, Hiroshi Oyama, Rainer Dömer. TECSCE: HW/SW Codesign Framework for Data Parallelism Based on Software Component. 4th International Embedded Systems Symposium (IESS), Jun 2013, Paderborn, Germany. pp.1-13, ⟨10.1007/978-3-642-38853-8_1⟩. ⟨hal-01466675⟩
112 View
77 Download

Altmetric

Share

Gmail Facebook X LinkedIn More