High-Performance Wideband SDR Channelizers - Wired/Wireless Internet Communications Access content directly
Conference Papers Year : 2016

High-Performance Wideband SDR Channelizers

Islam Alyafawi
  • Function : Author
  • PersonId : 998251
Torsten Braun
  • Function : Author
  • PersonId : 998253


The essential process to analyze signals from multicarrier communication systems is to isolate independent communication channels using a channelizer. To implement a channelizer in software-defined radio systems, the Polyphase Filterbank (PFB) is commonly used. For real-time applications, the PFB has to process the digitized signal faster or equal to its sampling rate. Depending on the underlying hardware, PFB can run on a CPU, a Graphical Processing Unit (GPU), or even a Field-Programmable Gate Arrays (FPGA). CPUs and GPUs are more reconfigurable and scalable platforms than FPGAs. In this paper, we optimize an existing implementation of a CPU-based channelizer and implement a novel GPU-based channelizer. Our proposed solutions deliver an overall improvement of 30 % for the CPU optimization on Intel Core i7-4790 @ 3.60 GHz, and a 3.2-fold improvement for the GPU implementation on AMD R9 290, when compared to the original CPU-based implementation.
Fichier principal
Vignette du fichier
417220_1_En_1_Chapter.pdf (1.11 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01434856 , version 1 (13-01-2017)





Islam Alyafawi, Arnaud Durand, Torsten Braun. High-Performance Wideband SDR Channelizers. 14th International Conference on Wired/Wireless Internet Communication (WWIC), May 2016, Thessaloniki, Greece. pp.3-14, ⟨10.1007/978-3-319-33936-8_1⟩. ⟨hal-01434856⟩
196 View
815 Download



Gmail Facebook X LinkedIn More