Compact FPGA Implementations of the Five SHA-3 Finalists - Smart Card Research and Advanced Applications Access content directly
Conference Papers Year : 2011

Compact FPGA Implementations of the Five SHA-3 Finalists

Abstract

Allowing good performances on different platforms is an important criteria for the selection of the future sha-3 standard. In this paper, we consider the compact implementations of blake, Grøstl, jh, Keccak and Skein on recent fpga devices. Our results bring an interesting complement to existing analyzes, as most previous works on fpga implementations of the sha-3 candidates were optimized for high throughput applications. Following recent guidelines for the fair comparison of hardware architectures, we put forward clear trends for the selection of the future standard. First, compact fpga implementations of Keccak are less efficient than their high throughput counterparts. Second, Grøstl shows interesting performances in this setting, in particular in terms of throughput over area ratio. Third, the remaining candidates are comparably suitable for compact fpga implementations, with some slight contrasts (in area cost and throughput).
Fichier principal
Vignette du fichier
978-3-642-27257-8_14_Chapter.pdf (1.71 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01596314 , version 1 (27-09-2017)

Licence

Attribution

Identifiers

Cite

Stéphanie Kerckhof, François Durvaux, Nicolas Veyrat-Charvillon, Francesco Regazzoni, Guerric Dormale, et al.. Compact FPGA Implementations of the Five SHA-3 Finalists. 10th Smart Card Research and Advanced Applications (CARDIS), Sep 2011, Leuven, Belgium. pp.217-233, ⟨10.1007/978-3-642-27257-8_14⟩. ⟨hal-01596314⟩
91 View
452 Download

Altmetric

Share

Gmail Facebook X LinkedIn More