Energy-Aware Hardware Implementation of Network Coding - NETWORKING 2011: Workshops Access content directly
Conference Papers Year : 2011

Energy-Aware Hardware Implementation of Network Coding

Georgios Angelopoulos
  • Function : Author
  • PersonId : 1016381
Muriel Médard
  • Function : Author
  • PersonId : 1008932
Anantha P. Chandrakasan
  • Function : Author
  • PersonId : 1016382


In the last few years, Network Coding (NC) has been shown to provide several advantages, both in theory and in practice. However, its applicability to battery-operated systems under strict power constraints has not been proven yet, since most implementations are based on high-end CPUs and GPUs. This work represents the first effort to bridge NC theory with real-world, low-power applications. In this paper, we provide a detailed analysis on the energy consumption of NC, based on VLSI design measurements, and an approach for specifying optimal algorithmic parameters, such as field size, minimizing the required energy for both transmission and coding of data. Our custom, energy-aware NC accelerator proves the feasibility of incorporating NC into modern, low-power systems; the proposed architecture achieves a coding throughput of 80MB/s (60MB/s), while consuming 22uW (12.5mW) for the encoding (decoding) process.
Fichier principal
Vignette du fichier
978-3-642-23041-7_14_Chapter.pdf (342.17 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01587833 , version 1 (14-09-2017)





Georgios Angelopoulos, Muriel Médard, Anantha P. Chandrakasan. Energy-Aware Hardware Implementation of Network Coding. International IFIP TC 6 Workshops PE-CRN, NC-Pro, WCNS, and SUNSET 2011 Held at NETWORKING 2011 (NETWORKING), May 2011, Valencia, Spain. pp.137-144, ⟨10.1007/978-3-642-23041-7_14⟩. ⟨hal-01587833⟩
149 View
57 Download



Gmail Facebook X LinkedIn More