Exposing Tunable Parameters in Multi-threaded Numerical Code - Network and Parallel Computing Access content directly
Conference Papers Year : 2010

Exposing Tunable Parameters in Multi-threaded Numerical Code


Achieving high performance on today's architectures requires careful orchestration of many optimization parameters. In particular, the presence of shared-caches on multicore architectures makes it necessary to consider, in concert, issues related to both parallelism and data locality. This paper presents a systematic and extensive exploration of thecombined search space of transformation parameters that affect both parallelism and data locality in multi-threaded numerical applications.We characterize the nature of the complex interaction between blocking, problem decomposition and selection of loops for parallelism. We identify key parameters for tuning and provide an automatic mechanism for exposing these parameters to a search tool. A series of experiments on two scientific benchmarks illustrates the non-orthogonality of the transformation search space and reiterates the need for integrated transformation heuristics for achieving high-performance on current multicore architectures.
Fichier principal
Vignette du fichier
paper.pdf (1.19 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01054957 , version 1 (11-08-2014)





Apan Qasem, Jichi Guo, Faizur Rahman, Qing Yi. Exposing Tunable Parameters in Multi-threaded Numerical Code. IFIP International Conference on Network and Parallel Computing (NPC), Sep 2010, Zhengzhou, China. pp.46-60, ⟨10.1007/978-3-642-15672-4_6⟩. ⟨hal-01054957⟩
85 View
146 Download



Gmail Facebook X LinkedIn More