A Very Compact Hardware Implementation of the KASUMI Block Cipher - Information Security Theory and Practices. Security and Privacy of Pervasive Systems and Smart Devices Access content directly
Conference Papers Year : 2010

A Very Compact Hardware Implementation of the KASUMI Block Cipher

Abstract

For mobile devices, this paper proposes a compact hardware (H/W) implementation for the KASUMI block cipher, which is the 3GPP standard encryption algorithm. In [4], Yamamoto et al. proposed the method of reducing temporary registers for the MISTY1 FO function (YYI-08), and implemented a very compact MISTY1 H/W. This paper aims to design the smallest KASUMI H/W by the application of YYI-08 to KASUMI, which has a similarly structured MISTY1 FO function. We discussed the applicability and found the problems on register competition and logical equivalence in the simple application, so we propose the new YYI-08 improved for KASUMI and the compact H/W architecture. According to our logic synthesis on a 0.11-μm ASIC process, the gate size is 2.99 Kgates, which is the smallest as far as we know.
Fichier principal
Vignette du fichier
60330295.pdf (360.63 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01056077 , version 1 (14-08-2014)

Licence

Attribution

Identifiers

Cite

Dai Yamamoto, Kouichi Itoh, Jun Yajima. A Very Compact Hardware Implementation of the KASUMI Block Cipher. 4th IFIP WG 11.2 International Workshop on Information Security Theory and Practices: Security and Privacy of Pervasive Systems and Smart Devices (WISTP), Apr 2010, Passau, Germany. pp.293-307, ⟨10.1007/978-3-642-12368-9_23⟩. ⟨hal-01056077⟩
261 View
377 Download

Altmetric

Share

Gmail Facebook X LinkedIn More