Offset-Compensation Systems for Multi-Gbit/s Optical Receivers - VLSI-SoC: New Technology Enabler 27th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2019 Cusco, Peru, October 6–9, 2019 Revised and Extended Selected Papers Access content directly
Conference Papers Year : 2020

Offset-Compensation Systems for Multi-Gbit/s Optical Receivers


Offset compensation (OC) systems are indispensable parts of multi-Gbit/s optical receiver (RX) frontends. Effects of offset are addressed in this chapter. The analytical expression for the highest lower-cut-off frequency of the OC with minimum impact on the sensitivity is found. Existing OC solutions are discussed. Then, a novel mixed-signal (MS) architecture is introduced which uses digital filtering of the signal, and current-digital-to-analog converters to compensate the static offset in the limiting amplifier. In the transimpedance amplifier both static and dynamic offset are compensated. By using two feedback loops and a continuous tracking the presented solution offers more functionality than other existing MS architectures. Three RX implementations, with RC, switched-capacitor (S-C) and with the MS-OC architectures, in the same 28 nm bulk-CMOS are compared quantitatively with measurements. The presented MS design reaches a lower-cut-off frequency of under 9 kHz, a dynamic range of over 1 mA, 3.2 $$\upmu $$A residual input offset-current and it is compensating the RX via two feedback loops. The presented system offers a higher flexibility and functionality in implementation, as well as a very good compromise between area, precision and performance over the commonly used RC-filter and S-C filter based solutions.
Fichier principal
Vignette du fichier
501403_1_En_11_Chapter.pdf (1.87 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03476609 , version 1 (13-12-2021)





László Szilágyi, Jan Pliva, Ronny Henker. Offset-Compensation Systems for Multi-Gbit/s Optical Receivers. 27th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2019, Cusco, Peru. pp.235-255, ⟨10.1007/978-3-030-53273-4_11⟩. ⟨hal-03476609⟩
15 View
1 Download



Gmail Facebook Twitter LinkedIn More