Efficient Hardware/Software Co-design for NTRU - VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms Access content directly
Conference Papers Year : 2019

Efficient Hardware/Software Co-design for NTRU


The fast development of quantum computers represents a risk for secure communications. Current traditional public-key cryptography will not withstand attacks performed on quantum computers. In order to prepare for such a quantum threat, electronic systems must integrate efficient and secure post-quantum cryptography which is able to meet the different application requirements and to resist implementation attacks. The NTRU cryptosystem is one of the main candidates for practical implementations of post-quantum public-key cryptography. The standardized version of NTRU (IEEE-1363.1) provides security against a large range of attacks through a special padding scheme. So far, NTRU hardware and software solutions have been proposed. However, the hardware solutions do not include the padding scheme or they use optimized architectures that lead to a degradation of the security level. In addition, NTRU software implementations are flexible but most of the time present a low performance when compared to hardware solutions. In this work, for the first time, we present a hardware/software co-design approach compliant with the IEEE-1363.1 standard. Our solution takes advantage of the flexibility of the software NTRU implementation and the speedup due to the hardware accelerator specially designed in this work. Furthermore, we provide a refined security reduction analysis of an optimized NTRU hardware implementation presented in a previous work.
Fichier principal
Vignette du fichier
485996_1_En_13_Chapter.pdf (412.6 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-02321771 , version 1 (21-10-2019)





Tim Fritzmann, Thomas Schamberger, Christoph Frisch, Konstantin Braun, Georg Maringer, et al.. Efficient Hardware/Software Co-design for NTRU. 26th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2018, Verona, Italy. pp.257-280, ⟨10.1007/978-3-030-23425-6_13⟩. ⟨hal-02321771⟩
232 View
112 Download



Gmail Facebook X LinkedIn More