The Connection Layout in a Lattice of Four-Terminal Switches - VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms Access content directly
Conference Papers Year : 2019

The Connection Layout in a Lattice of Four-Terminal Switches

Anna Bernasconi
  • Function : Author
  • PersonId : 994188
Fabrizio Luccio
  • Function : Author
  • PersonId : 1056406
Linda Pagli
  • Function : Author
  • PersonId : 1056407


A non classical approach to the logic synthesis of Boolean functions based on switching lattices is considered, for which deriving a feasible layout has not been previously studied. All switches controlled by the same literal must be connected together and to an input lead of the chip, and the layout of such connections must be realized in superimposed layers. Inter-layer connections are realized with vias, with the overall goal of minimizing the number of layers needed. The problem shows new interesting combinatorial and algorithmic aspects. Since the specific lattice cell where each switch is placed can be decided with a certain amount of freedom, and one literal among several may be assigned for controlling a switch, we first study a lattice rearrangement (Problem 1) and a literal assignment (Problem 2), to place in adjacent cells as many switches controlled by the same literal as possible. Then we study how to build a feasible layout of connections onto different layers using a minimum number of such layers (Problem 3). We prove that Problem 2 is NP-hard, and Problems 1 and 3 appear also intractable. Therefore we propose heuristic algorithms for the three phases that show an encouraging performance on a set of standard benchmarks.
Fichier principal
Vignette du fichier
485996_1_En_3_Chapter.pdf (417.52 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-02321762 , version 1 (21-10-2019)





Anna Bernasconi, Antonio Boffa, Fabrizio Luccio, Linda Pagli. The Connection Layout in a Lattice of Four-Terminal Switches. 26th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2018, Verona, Italy. pp.32-52, ⟨10.1007/978-3-030-23425-6_3⟩. ⟨hal-02321762⟩
54 View
17 Download



Gmail Facebook Twitter LinkedIn More