Model Checking Memory-Related Properties of Hardware/Software Co-designs - Embedded Systems: Design, Analysis and Verification Access content directly
Conference Papers Year : 2013

Model Checking Memory-Related Properties of Hardware/Software Co-designs


Memory safety plays a crucial role in concurrent hardware/software systems and must be guaranteed under all circumstances. Although there exist some approaches for complete verification that can cope with both hardware and software and their interplay, none of them supports pointers or memory. To overcome this problem, we present a novel approach for model checking memory-related properties of digital HW/SW systems designed in SystemC/TLM. The main idea is to formalize a clean subset of the SystemC memory model using Uppaal timed automata. Then, we embed this formal memory model into our previously proposed automatic transformation from SystemC/TLM to Uppaal timed automata. With that, we can fully automatically verify memory-related properties of a wide range of practical applications. We show the applicability of our approach by verifying memory safety of an industrial design that makes ample use of pointers and call-by-reference.
Fichier principal
Vignette du fichier
978-3-642-38853-8_9_Chapter.pdf (278.77 Ko) Télécharger le fichier
Origin Files produced by the author(s)

Dates and versions

hal-01466696 , version 1 (13-02-2017)




Marcel Pockrandt, Paula Herber, Verena Klös, Sabine Glesner. Model Checking Memory-Related Properties of Hardware/Software Co-designs. 4th International Embedded Systems Symposium (IESS), Jun 2013, Paderborn, Germany. pp.92-103, ⟨10.1007/978-3-642-38853-8_9⟩. ⟨hal-01466696⟩
92 View
171 Download



Gmail Mastodon Facebook X LinkedIn More