A Low-Voltage CMOS Buffer for RF Applications Based on a Fully-Differential Voltage-Combiner - Technological Innovation for the Internet of Things Access content directly
Conference Papers Year : 2013

A Low-Voltage CMOS Buffer for RF Applications Based on a Fully-Differential Voltage-Combiner

Abstract

This paper presents a new CMOS buffer circuit topology for radio-frequency (RF) applications based on a fully-differential voltage-combiner circuit, capable of operating at low-voltage. The proposed circuit uses a combination of common-source (CS) and common-drain (CD) devices. The simulation results show good levels of linearity and bandwidth. To improve total harmonic distortion (THD) a source degeneration technique is used. The proposed circuit has been designed in a 130nm logic CMOS technology and it achieves a simulated gain of 1.54 dB, a bandwidth of 1.14 GHz for a total power dissipation of 13.34 mW, when driving an RF active probe (with 0.8 pF in parallel with 200 kΩ).
Fichier principal
Vignette du fichier
978-3-642-37291-9_66_Chapter.pdf (4 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01348808 , version 1 (25-07-2016)

Licence

Attribution

Identifiers

Cite

S. Abdollahvand, R. Santos-Tavares, João Goes. A Low-Voltage CMOS Buffer for RF Applications Based on a Fully-Differential Voltage-Combiner. 4th Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Apr 2013, Costa de Caparica, Portugal. pp.611-618, ⟨10.1007/978-3-642-37291-9_66⟩. ⟨hal-01348808⟩
226 View
593 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More