Structural DfT Strategy for High-Speed ADCs - Emerging Trends in Technological Innovation Access content directly
Conference Papers Year : 2010

Structural DfT Strategy for High-Speed ADCs


This paper presents a Design-for-Test (DfT) approach for folded ADCs. A sensor DfT circuit is designed to sample several internal ADC test points at the same time, so that, by computing the relative deviation among them the presence of defects can be detected. A fault evaluation is done considering a behavioral model to compare the coverage of the proposed test approach with a functional test. Afterwards, a fault simulation is used on a transistor level implementation of the ADC to establish the optimum threshold limits for the DfT circuit that maximize the fault coverage figure.
Fichier principal
Vignette du fichier
LechugaMMB10.pdf (479.49 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01060779 , version 1 (23-11-2017)





Yolanda Lechuga, Roman Mozuelos, Mar Martínez, Salvador Bracho. Structural DfT Strategy for High-Speed ADCs. First IFIP WG 5.5/SOCOLNET Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Feb 2010, Costa de Caparica, Portugal. pp.529-536, ⟨10.1007/978-3-642-11628-5_59⟩. ⟨hal-01060779⟩
69 View
446 Download



Gmail Facebook X LinkedIn More